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1.0 Introduction and Summary
The objective of this task was to develop pyrolytic silicon nitride-
on-silicon dioxide technology and to correlate the deposition parameters with
physical and electrical characteristics of metal-nitride-oxide-semiconductor
(MNOS) structures (amplifying and memory).
The theory and physical models of charge storage in MNOS structures
is described in terms of the Fowler-Nordhei.m tunneling currents, Poole-Frenkel
field enhanced thermal currents, ohmic currents and ionic currents. Two
limiting cases based on the presence or absence of deep traps at the nitride-
oxide interface are shown to have significant effects on the magnitude of the
flatband shift and charge retention.
The experiments are all limited to thermally grown silicon dioxide
in oxygen with temperature and partial pressures as variables. It has been
shown that on (100) silicon that the data extrapolates to an initial oxide
thickness Xi of 65 A. The most significant experiments showed that there are
large differences in both oxidation rate and conductivity caused by the presence
of diffused boron regions. The conclusion is that then thermal oxides should
not be used on p channel MNOS transistors because of the anomolous behavior
produced.
From the transient analysis and computer aided calculations it has
L
been shown that the charging time and retention is a predictable and reproducible
phenomena. Flatband shifts of about 8 volts for +55 volts,10 microsec pulses
Lhave been achieved on n channel transistors and correlated with the theory.
„	 Retention decay rates of 0.3 to 0.5 v/decade have been measured which indicate
that the retention is poorer than for other oxide types. To show that much faster
u7t
	
charging times may be achieved, thin oxide - thin nitride n channel structures,
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were built that exhibited a 2 volt shift with ± 20 volt, 100 nanosec pulses.
From a consideration of the optimum conditions for nitride-oxide
passivated structures it has been determined that thin oxides with thicker
nitrides provide maximum transconductance and minimum flatband voltage shifts
Iif precautions are taken to limit the applied fields to less than 2 x 106
v/cm. Other more conservative combinations are possible that permit larger
fields to be applied.
The use of MNOS transistors in memory systems is described. A four3
bit breadboard was delivered to demonstrate the memory operation.
C
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2.0 TECHNICAL DISCUSSION
2.1 Theory and Physical Models
2.1.1 Charge Storage in MNOS Devices
The storage of charge within Metal-Nitride--Oxide-Semiconductor (MNOS)
structures is dependent on the difference in current density of the two insula-
tors. The oxide current density has been shown to be mainly governed by
2
tunneling (Fowler-Nordheim effect) 
1,
at the silicon-oxide or nitride-oxide
interface while the nitride current density has been shown to be mainly governed
by field enhanced thermal exitation of charge trapped within the bulk of the
material. 3 (Poole-Frenkel effect)
2.1.2 Limiting Cases
Two limiting-case physical models have been presented in the liter-
ature to explain the observed features of MNOS charge storage memory devices.
In the first4,5 , the current through the insulators is affected by deep traps
located near the nitride-oxide interface as shown by the schematic band diagram
shown in figure 1. In the second 6,7 , the deep traps are assumed to be negligabl.e
in density such that they have little affect on the insulator currents.
To illustrate these differences several simplified extreme cases are
listed in Table 1 for applied electric fields less than the point at which the
flatband voltage saturates.
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Figure 1. Schematic Band Diagrm for Tunneling Trapping in MHOS
Structures.
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Table 1
Dominant Deep Trap J Sensitivity	 Direction of Relative Shift
Current Assumption to Field Direction	 AVFB/EA AVFB (EA)
1) JN > JG no JN(+) _ JN(-)	 - AVFB(+) _ AVFB(-)
2) JG > JN no JG(+) = JG(-)	 + AVFB(+) = AVFB(-)
3) JN > JG yes JN(+) < JN(-)	 - AVFB(t) < AVFB(-)
4) JG > JN yes JG(t) > JG(-)	 + AVFB(+) > AVFB(-)
In case 1, the nitride current density JN is assumed to be much greater than
the oxide current density JG, and that no deep traps at the nitride-oxide interface
are present. The nitride current density for a given electric field is not very
different for positive and negative applied electric fields. Note that for a
positive applied field, the flatband voltage shift is negative. The shift from
the flatband condition is about equal for positive and negative fields. The
charge retention is determined only from the bulk nitride current term for the
given field conditions.
In the fourth case, it is assumed that the oxide current is much greater
than the nitride current and that deep traps are present at the oxide-nitride
interface. By assumption, all the charge tunneled from the silicon into the
oxide conduction band under positive bias is trapped in relatively deep centers.
c
Because of the ener&- level of the deep traps the oxide current density for
negative oxide field is much less than for a positive oxide field. The
direction of flatband shift is positive with an applied positive field. Also
the flatband shift for positive applied fields is larger than for negative
applied fields because of the polarity sensitivity of the current term. Thef1r	 2-3
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retention of charge stored for this case can be far greater than for a structure
such as example 1 if the traps are sufficiently deep to have negligible low
i	 rates of emission into either the nitride Poole-Frenkel centers or the oxide
i
conduction band.
i
2.1.3	 Basic Model and Theory
A simplified schematic representing the basic structure of the analytical
model used to study the MNOST characteristics is shown in figure 	 2	 together
t'
with a physical cross-section of a typical MNOST included for reference.
	 This
model is used to analyze the vertical components of the electrical phenomena
taking place in the MNOST.	 Therefore, fields and currents that appertain to the
structural sequence proceeding from the gate metal electrode, through the nitride,
through the oxide, and to the semiconductor substrate electrode, are analyzed
while the activity proceeding from the source to drain terminals is not treated
explicitly, but is related to the analysis through the treatment of the flatband
voltage.	 The model is established on a per unit area basis in order to lend
utilization and	 and correlation of theflexibility in its 	 in the interpretation
results.	 It consists in the assignment of a capacitance per unit area (CN)
to the nitride layer corresponding to determinations made as to the relative
dielectric constant ( N) of this material and to the thickness (XN) of this
material & a capacitance per unit area (C G) to the oxide layer and its corres-
ponding dielectric constant (cG) and thickness (XG).	 A voltage controlled
conductance for high-field conditions is represented by the current generator
-
WN); and a low-field conductance represented by the resistor (R N).	 Similar
U, circuit elements are also assigned to the portion of the model representing the
'
	It
oxide layer. The model is completed by the inclusion of a voltage generator
Eli
	
	 2-4
CLASSIFIED
W w
O
Z _
W J W
O X
n ^
+
n
+ J
Q
JQ
JW WY QY
2
W
=
=
W
W
=
cc ~
I
~
W\ V W\ V
W X J
S
u + u +
W W
Z7
O
^
2v
N
m
O
aCr]
cd
N
OW
rl
a^
U
U
N
N
2O
HVWNNO
U
JQ
V
N
I
h
2O
H
m
H2
OV
JQU
N
W W
O ^O^
 O
V OW QJ zW Q
K
O
V V
O ^7 v
WGO
K
F-VWJW
WHQt7
a
NQ
i
i
UNCLASSIFIED
a
bs
2-5
UNCLASSIFIED
1 ? UNCLASSIFIED
®	 Aerospace Division
r- (Vsup = VA) which provides the applied voltage to the metal electrode and a
resistor(R sup) to represent the output impedance of this driver. 	 The value of
this resistor (Rsup ) is adjusted so as to obtain a time constant of approximately
10 nsec for the pulse driver for the computer aided transient analysis.
	
The
capacitive elements (CN and CG) in the model provide for the storage of electrical
energy within their respective layers of material and, furthermore, specifically
serve to establish the presence of charge at their interface by considering the
a
discontinuity in the dielectric displacement vectors. 	 The current generators
(JN and JG) are multi-functional conductance elements which serve to characterize
the field dependent conductivities of their respective layers at high values of
electric field intensity.	 Conduction mechanisms specifically considered in the
_ analysis include:
a)	 Field enhanced thermal excitation with trapping centers (Poole-_
Frenkel effect)
= Cl
 E exp (- 1) 1^ PF - ( q E/n eo e) ]
b) Charge carrier tunneling (For:ler-Nordheim effect)
[lot,
J = C2 E2
 exp (-E2/E)
c) Thermally excited charge carrier conduction (ohmic effect)
J = C3
 E exp (-q 6 Kr)
d) Thermally excited ionic conduction
J = (C4 E/T) exp (-q
 04 kr)
The theory of the MHOS charge storage and retention is based on the integrity
of the summation of electric potential, the charge/dielectric displacement
continuity and the conduction current continuity. These are expressed as:
>.+	 =	 r'^_.	 XG EG XN EN VA	(Elect ic potential summation) (2-1)
2-6
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so (CG E  - sN EN) = Q	 (charge/dielectric displace-
ment continuity)	 (2-2)
Q =	 (JN - JG) dt
	 (current continuity) 	 ( 2-3)
Equations 2-1 and 2-2 may be solved for the electric field intensity
pertaining to each material layer to obtain
EG = eN VA + XN QI	(oxide field intensity)	 (2-4)
a	 eoa
EN = EG
a 
VA - _ QI
	(nitride field intensity)
	 (2-5)
Co C1
where
a = (eG XN + sN XG)•	 (2-6)
Since the flatband condition (E si = 0) is achieved in the semiconductor when
the oxide field is zero, the flatband voltage V FB may be written in terms of the
effective sheet of charge per unit area stored at the oxide-nitride interface QI
from equation 2-4 as
XNVA = VFB 	
-eoeN 
QI
- QI
C N .
(2-7)
Where a net effective surface state charge (Qss) exists at the silicon-
silicon dioxide interface
CO CG E  = so Esi Esi - Qss•	 (2-8)
Then for E = 0, VFB = VA and EG = Qss from equation (2-4) flatband voltage
sl	 o G
is
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XN 	 a
	
V^
	
- ^oii QI + sOSIJIG
	
Qss
QI	 +	 Qss	 (2-9)
ZN
where CT
 is the total effective series capacitance per unit area of the oxide
and nitride layers.
2.1.4 Charging Time Analysis
Solutions for the charging time for the cases where the nitride current is
dominant have been derived from the relationship
VFB	 1
t c
 = C 
	
.
A
 o	 ^—
	 d VFB	 (2-10)N G
For the nitride current dominant 
JN
 - JG ... JN = J0 exp G EN	 (2-11)
and
tc = to { exp - Gk(Y1VA-VFB) [Gk(Y1VA VFB) + 1]
- exp - Gpl ( Y1VA ) i [G$j (Y1VA) i + 1] }	 (2-12)
	
2	 XN
	where to = J
0	
CG + eN
_ 4w CGXN eN XG + eG XN
CG
 XN
Y1 =	
C  XG
For the oxide current dominant where tunnelling is the principal mechanism
2	 -CJN
 _ JG
	
- JG = - C3 EG exp 
eE 	
(2-13 )
G
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The charging time then for this case is
t = L2Y2y
((VA-	 expc	 Y2	 VA)
(2-14)
1.
1'- 
'7
where	
82	
Co C,
N XN C3
-Y2	
!L -L
6N
ce = CGXN + CNXG
For some thermal oxide cases, it has been found empirically that for pulse
conditions the oxide current has a form
JG = Cl exP C2 EG i -
	 (2-15)
The charging time then for the case for this type of dominant oxide current
is	 1
2A	 B (VA- VFB ) z + 1
tc B
7	exp B (VA- VFB)t
B (VA) i + 1 
1exp B (VA)i—	 (2-16)
where
A	 e o eN
XN C1
B	
C 2 4N
a= XN CG + XG eN -
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2.2 Experiments and Results
2.2.1 Silicon Oxidation Techniques
There are several types of silicon dioxide films such as thermally grown
from steam; thermally grown from oxygen; thermally grown from nitrious oxide and
by the pyrolytic decomposition of silmie that have been used in combination with
silicon nitride. In this study the experiments were restricted to thermally grown
silicon dioxide from oxygen. Several variations of this type of thermally grown
-
	
	
oxide were studied to determine the effect of oxygen partial pressure and silicon
dopant concentrations on the characteristics of MHOS devices.
The oxidation rates of silicon have been shown to be dependent on the
oxygen partial pressure 9 , the crystal orientation 10 and the concentration and
type of dopant elements in the silicon at the surfacell.
For example, it has been shown9
 that the linear oxidation rate constant A
is not affected, but the parabolic rate constant B is linearly proportional to the
equilibrium concentration of the oxidant in the oxide which in turn is related to
the partial pressure of the oxidant gas.
On the other hand, it has been shown 10 that the linear oxidation rate
constant A is increased for (100) oriented silicon as compared to (111) oriented
^-	 silicon while the parabolic rate is not changed much. Further, it has been shown
^-
	
	 that for heavily doped silicon (C > 1018) for either phosphorous or boron that the
parabolic rate constant B can be increased by a factor of 1.5. The effect of
temperature and time has also been determined. Of particular importance is the
approximation for short time oxidations which is
L	 XG=Xt tXi
2-10
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The oxide thickness XG for thermally oxidized silicon with oxygen gas as
the oxidant is linearly dependent on time; however, the silicon initially appears
to oxidize very rapidly such that the linear extrapolation of data yields an
i (	 initial oxide thickness Xi at t = 0. This has been reported to be typically 200
(	 for (111) silicon.
Since the understanding of the thin oxide case is of primary importance
for the fabrication of polarizable MNOS transistors and generally for the fabrica-
tion of oxides with low surface state density Qss, several experiments were carried
out to further characterize this case. First, it was decided that the possibility
of an initial oxide, Xi , would be minimized by elimination of chemically formed
surface oxides by a final HF rinse leaving the surface hydropho,'i. The silicon
wafers are then reduced in H 2 in the oxidization system (reactor or furnace) to
minimi ze the effect of fluorine retention on the silicon surface. The silicon
material used was primarily (100) 2 to 8 ohm N type phosphorous doped and the same
type of (100) crystal diffused with boron to yield a P type surface concentration
of 5 x 1016
 to 2 x 10^7 per cm3 . Oxidation on P+ and N+ diffusions were also
carried out. The oxidations were either in 100% 02 or with the oxygen flow reduced
to about 10% of the nitrogen carrier gas flow.
The silicon nitride was formed by the pyrolytic decomposition of silane
(SiH4) in ammonia (NH3 ) premarily at 9000C with nitrogen as a carrier gas. The
ammonia/silane ratio was greater than 200 for all experiments.
2.2.2 Characterization of MNOS Devices
Electrical measurements of the current density* (J; vs electric field (E)
relationship, capacitance-voltage measurements (C-V) under temperature bias stress
and N and P channel transistor drain current (I d ) vs applied voltage (VA) have
2-11
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been used to characterize the nitride-oxide films fabricated. Also optical and
physical measurements of film thicknesses have been used with the capacitance
measurements to determine the dielectric constants.
The first type of measurements that were made were to characterize the
grown silicon dioxide films and the deposited silicon nitride films individually.
The typical dielectric constants measured were eN = 6.5 and eG = 3.9. The
dielectric constant of the very thin oxide films is uncertain because of the
difficulty in measuring the oxide thickness; however, reasonably good agreement of
the capacitance and current-field relationships for different thicknesses in the
same range (100-200 R) was obtained by using the dielectric constant of the thicker
oxide films.
Typical silicon nitride and thermally grown silicon dioxide single layer
current density vs electric field relationships are shown in figure 3. The current
measurements were made down to 10 -14 amperes. Comparison of these characteristics
with the double layer nitride-oxide films provides some insight into the inter-
action of the nitride deposition conditions on the oxide formation and vice versa.
The most significant MHOS device experiment performed involved the
simultaneous fabrication of N and P channel MNOS transistors and capacitors. The
C-V measurements of the two types of capacitors are shown in figure 4. It should
be noted that while the thermal oxidations were performed simultaneously the nitride
depositions for these samples were done in two different runs to accommodate
other test wafers used in the experiment. The measured thicknesses for the
samples were:
	
XN	 XG	 CMAX
da-1	 900	 190	 5.91 pf (P- Diff & N+
Diffusion)
CX 62
	 660
	
100	 8.65 pf (N type and P+
Diffusion
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XN	 XG	 Cmax
BS 13	 660	 100	 - (N t	 Capacitors
only
It can be seen from the C-V curves .)f figure 4 that the LVFB for a given
applied do voltage (VA) is much greater for da-1 than for CX 62 even though the
field in the oxide of da-1 is much less than for CX 62. It is concluded that not
only is the oxidation rate of the P- diffusion (da-1) almost twice that of the
N wafer, but also the conductivity of the thicker film on the P- wafer must also
be greater than for the N wafer. Note also that the LVFB for t VA
 is almost
symetrical indicating that deep traps are not significant for these oxidation
conditions.
The J vs Ei
 relationships shown in figure 5 for the oxide and nitride
films on these two wafers were calculated from the measured current through the
composite MNOS capacitor and the fact that
JN (EN) = JG (E G)
in equilibrium. The equations 2-4
	
and 2-5 were used to calculate EN
 and EG.
It can be seen that the nitride J vs E characteristics for the two films
are nearly the same as should be, but that the current density for the oxide
film on the P- diffused wafer is much greater than for the oxide on the N type
wafer as predicted from the C-V measurements, i.e.,
JG
 (da-1) > JG (CX 62)
for a given field.
An additional factor observed is that the oxide - J vs E - relationship
does not seem to be like Fowler-Nordheim tunneling. The presence of other field
2-15
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dependent currents is probably masking the pure tunneling characteristic.
Finally the initial value of VFB for the samples that included the MNOS
transistors (CX 62 and da-1) was much greater than for the capacitor only wafer
BS13. This indicates some contribution to Qss from the previous processing steps.
The efficacy of the hydrogen reduction step was proven by the fact that BS13
and other similarly processed wafers had initial flatband voltages of about 1 volt
indicating low net effective Qss. If it is assumed that the initial interface
charge QI is zero, then from equation 2
Nss = q [ AVFB - Oms I
Nss _ 2 x 101-1 cm-2
This represents about the lowest limit of Nss for the thermally oxidized
samples measured. Also there were no significant differences between the oxides
thermally grown in the reactor and the oxides thermally grown in the re.lstance
heated furnaces.
The oxide thickness for thermally oxidized N type (100) control wafers
fabricated along with da-1, CX 62 and the others where the partial pressure of 02
^	 was about 0.1 of atmospheric is shown in figure 6. Note that X i = 65 k for these
conditions is much less than that reported previously (Xi = 200 R)12 	 oxidation
rate ratio (B/A) calculated from this data is lower by a factor of two as compared
to the oxidation theory and previously determined rate constants for thicker
oxides 10, 11, 12 The uncertaintly in the thin oxide measurements may be
contributing to this error.
N cha-mel MNOS transistors made on wafer da-1 were tested and shown to
have characteristics very similar to the capacitors on the same wafer. The drain
2-17
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I t b
current vs drain voltage (Id vs Vd) and drain current vs gate voltage (Id vs Vg)
characteristics are shown in figure 7. The P channel MNOS transistors on CS 62;
however, exhibited anomolous behavior. It was found that at low electric field
for long periods of time some correlation between the MNOS transistors and
capacitors was obtained. At higher fields, however, the direction of the transistor
threshold voltage, VT , shift was reversed compared to the capacitors. Since P
channel transistors require a P+ source and drain diffusion and it has been shown
that the oxides over boron diffused (P type) regions are much more conductive, it
is believed that the reversal of the direction of pV T is caused by a larger and
opposite polarity of charge being stored near the source junction as compared to
the charge stored over the N type material where the channel is formed. This
points to the conclusion that thermally grown thin oxide for MNOS P channel transis-
tors is undesirable.
2.2.3 Charging and Retention Time Response
In addition to the simplified solutions to the charging response time of
MNOS devices listed in section 2.1, computer aided transient analysis using
Sceptre 
13
has been used. The basic circuit transient analysis program has been
modified to include a number of defined functions which are used to describe the
conduction mechanisms in the nitride and oxide layers based on empirically
derived data. The model of figure 2 is the basic circuit model used for the
transient analyses. The simulation of the N channel transistor case described in
the previous section has been accomplished and the results are shown in figures
8, 9 and 10. The correlation with the measurements is reasonably good. Figure 8
depicts the waveshape corresponding to the conduction current density through the
oxide, and it can be seen that it is three orders of magnitude greater at its
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peak in relation to the peak nitride current density shown in figure 9. The
waveshape of JN clearly defines the turnoff for the 55 volt driving pulse of
10 microseconds width. The flatband voltage waveshape is shown in figure 10. This
is seen to reach 5.6v within 10 microsec and is seen to persist after the driving
pulse has been turned off.
The P channel capacitors formed on wafer BS13 which are similar to those
on CS 62 were also pulse tested to determine the flatband voltage shift vs the
applied voltage and pulse width. The data is shown in figure 11. Note that the
flatband voltage shift is nearly symetrical for negative and positive applied
fields taking into account the effect of VFB on the fields. This indicates that
deep electron traps at the interface of the insulators are not present in any
large amount. The retention time for this type of MHOS device was measured at
VA
 = Ov and is shown in figure 12. The rate of decay is a function of the total
VFB shift. The decay is logrithmic and a characteristic rate of decay is 0.3 to
r. ,
0.5 v/decade from saturation. This is not as good as measured for samples that
have been shown to have deep traps where the rate of decay is less than 0.1 v/
	 —
k.
decade.
rT.	
To illustrate the high switching speed limits for thermally oxidized
L'.
	
MNOS transistors, N channel MNOS transistors were fabricated with a thermal
oxide grown at 8500C in a partial pressure of oxygen and with a nitride film of
o
about 350 A. The C-V curve of the gate capacitance which gives a low frequency
characteristic is shown in figure 13. The curves illustrate that a 2.2 volt VFB
shift is possible with a +20 and a -15 v, 100 nanosec pulse. The decay rate was
typical of the thermally grown oxides previously discussed.
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Figure 13. C-V Curve Showing N Channel Transistor Flatband
Voltage Shift for 100 Nanosec Pulses.
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2.2.4	 Nitride-Oxide Passivation
^- The factors involved in optimizing  nitride passivated devices are
the initial level of QI and Qss that can be achieved, the long term accumulation
of QI at the operating fields, the change in QI and Q ss for a given temperature
bias stress, the maximum electric field protection provided and finally the
extent to which the MNCIS transistor transconductance (where gm ^ C T ) is to be
maximized.	 Where shielding is not provided radiation sensitivity is also a
ii factor to be considered.
To illustrate the range of possibilities consider the following list
e
of cases where the total effective series capacitance per unit area CT is
rkept constant.	 The flatband voltage is derived from equation 2- 9, i.e.,
U
_	 1
VFB - GT
C'T
-^	 QI + Qas
Relative	 Relative
Case	 Thicknesses	 Capacitance	 AVFB
1	 XG <	 g	 CN	 ^, r 	 [ QI	 t	 Qss
^I	 -T "T
r.-
2	 XG =	 XN	 CN	 2.7 CT	 -	 [0.37 QI + Qss
1
I 
Q 5 13	 XG '	 CN	 >	
(^
'1	
-_
N
"1
Therefore, to minimize the effect of QI
 build up, it appears at
a first glance that the nitride thickness should be minimized.
	 There are,
however, two additional factors that must be considered.
	 One is that the
masking ability of the Si3N4
 tends to decrease as its thickness i g
 decreased.
Second, but more important, is the consideration of a dipole electric moment
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that has been observed in SiO2 after the Si3N4 deposition. It is suspected
that the dipole is caused by the presence of hydrogen during the Si 3N4 deposition.
A similar list of cases for thick and thin nitride films again where C T
 is a
constant and where 6VFB is also a function of the dipole charge Q P (VA) in the
oxide in this manner,
1
AVFB _ - CT CTC	 (QI - QP) t (Qss + QP)
N
is shown below:
Relative	 Relative
Case	 Thickness
	
Capacitance	 AVFB
The result is that the dipole charge effect can be minimi zed for a given CT with
a thin oxide. This reduction of the dipole effect has been observed for thinner
oxides. Also the magnitude of QP can be affected somewhat by the total amount of
NH3 present during the nitride deposition.
Another hysteresis effect that has been observed which has the opposite
sense to hysteresis caused by dipole moments is caused by interface charge transport
across either the nitride-metal interface, the nitride-oxide interface or the
oxide semiconductor interface. For any of these cases a space charge tends to
remain at the interface after the applied bias because of the interface barrier.
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This space charge is then imaged in the scmiconductor producing a flatband
voltage shift. The significant aspect of this interface charge transport affect
is that the direction of VFB shift is positive for a positive applied voltage.
Note that either ionic drift or dipole moments in the insulators always produce
a negative VFB shift for a positive applied voltage and therefore, may be
separated from the hysteresis caused by interface charge transport. This space
charge effect is minimi zed by increasing the total effective capacitance CT.
The magnitude of LVFB for samples with 900 A of nitride and 100 ^ of oxide is
about t .2v for -r 15v bias.
The conclusion based on the above factors is that for fields of
less than 2 x 106 v/cm that the case where XG < XN
 is the preferred and more
stable case since at low fields Q l remains small, QP
 is minimized, and the
maximum CT
 can be obtained for a given nitride thickness.
•
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+
A very conservative case of where both a thick oxide and thick
nitride of equal thicknesses are used to minimize the magnitude of the electric
fields is shown in figure 14.	 A bias of _+ 20 volts was used giving fields of
less than 2 x 10 6 v/cm in both the nitride and oxide films. 	 The temperature
of the test was 150 0C and the time was 16 hours for each bias. 	 The initial
threshold voltage at 1 micro-amp was about -3.lv.	 Note that for a positive
bias little shift occured, but for a negative bias about a -0.6v shift occured.
f
A shift of -t0.4v occured after the positive bias was occured leaving a net
t
shift of -0.2v.	 The direction of the shift with bias (+ AV with + VA) is
indicative of the izrteriace charge transport and the net -AV shift is indicative
either redistribution of ionic charge in the oxide or some nitride conduction
r
of
'L- resulting in an increase of positive insulator interface charge QI.
2.2.5	 Processing Manual for Pyrolytic Silicon Nitride Deposition
A manual describing the nitride processing details used for this
s ,
task entitled "Pyrolytic Silicon Nitride Deposition" has been delivered under
separate cover.
r^
	 2.3 MHOS Transistor Memory System
A memory array using MNOS transistors has been designed. The memory
r operation depends on gate-to-source biasing for polarization or inhibiting of
I.
polarization. This is also known as channel shielding. The three modes of
operation of the polarizable MIS transistor for gate-to-source polarization
which is required in clear (erase)--write systems are shown in figure 15.
In the clear mode, a sufficiently large negative bias (V SS 
= -VP)
applied to the n-type pocket provides a positive gate-to-source bias which
shifts the threshold voltage positive. In the inhibit mode, a negative bias
i 3 2-31
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Figure 24. MNOS Transistor Curves for Temperature Bias Stress (VA =
+ 20v and EN _ ± 0.8 x 10 6
 v/cm, FG
 = 1.3 x 106
 v/cm)
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Figure 15. Gate to Source Polorization (Channel
Shielding) Modes of Operation.
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is applied (VG = -Vp) with respect to the source (V S = 0). Under this
condition, notice that the p-channel MIS transistor is turned on such that a
p-type surface channel exists. In the inhibit mode, the threshold voltage is
made to shift negative. If the threshold voltage is made more negative than the
read sense voltage, then the device will not turn on during the read operation.
In the last mode of operation, shown in figure 15 the source voltage is made
about equal to -Vp when the gate polarizing voltage (VG = -V p ) is applied. Since
the gate-to-channel voltage is only about a threshold voltage V T , the device
is not polarized and the threshold voltage VT remains the same.
A breadboard of a 4 bit read/write memory array has been fabricated,
and delivered for this task. The operation of the breadboard memory is based
on a memory word clear (erase) period followed by a write period. A schematic
g	 of a Westinghouse read/write MNOS memory system including timing waveforms
is shown in figure 16. The breadboard memory represents a four bit segment of
1 ..`	 this type of memory. The addressing and read/write logic is achieved with
switches in the breadboard. Four transistors are bonded together in each
package to form the MNOS memory.
The timing and voltage waveforms for operation of the decoder/driver
and memory array sections are also shown on the memory schematic, figure 16.
The basic drain supply voltage VDD common to both decoder/driver and memory
array varies between -30V during the clear (erase) and write periods and -15V
during the read period. The inverter-load-device gate supply voltage V99
varies between -30V during the clear and write periods and -20V during the
read period to provide maximum current drive and thus faster response times.
Also, the output voltage of the memory output drivers is then the full value of
the VDD supply voltage since IVgg - VT I > I VDPI The nominal logic levels
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for the address inputs, address decoder, bit-line inputs and memory outputs
are 11 1" _ -15V and "0" = 0 V, thus all of the input/output levels are compatible
with p-channel logic design. Internally, the logic levels for the word lines
W1 through WM are 0 or -30V during the clear and write periods and are 0 V and
-(15V-VT) _ -10V during the read period.
The most significant feature of this array design is that the positive
i_
clear (earse) bias of the gate with respect to the substrate is achieved by
pulsing the memory array substrate (VIM) to -30V while grounding the word line
that is to be cleared (erased). The nonaddressed words have the word line
voltage also at -30V to prevent loss of stored charge. These cases are illus-
trated in the timing diagram in figure 16. The advantages of this approach is
that the word driver and all of the associated address decoder is not required
to switch between t3- and -30V and all of the input/output voltage levels
remain compatible. Also, no junction or gate ever sees more than a 30V bias.
When the bit line is a logical 11 0" = OV during the write period
such as for Bl/l in the timing diagram, the source of each memory device on bit
line 1 also goes to OV. Thus, since word line 1, W 1
 is at -30V, the gate-to-
chennel bias is nearly 0 V and no threshold voltage shift occurs. The non-
addressed memory devices (WN
 =0) remain in the off condition, the gate-to-
substrate bias is 0 V, and no threshold voltage shift occurs.
During the read period, the read signal R is biased to -15v; thus,
the source of each memory device is essentially at ground potential. In the
case of memory device 1/1, assume the threshold voltage has been shifted to a
negative value of about -10v. When the word line Wl
 for the read period is -1Cv
the memory device is off making the memory device drain voltage negative which
in turn makes VOUT ( 1) = 0 V. It is easy to adjust the read (or sense) value
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of W1 to be about the value of the most negative threshold voltage of the memory
L
devices to make this case valid.
In the case of Nth bit of word one, the threshold voltage has been
shifted to its most positive value, but not to depletion mode for the values
^-	 of supply voltage shown. If the devices are shifted to the depletion mode, then
the substrate voltage of the decoder (VDSS) called the offset voltage and the
1_.
logical 11 0" voltage level of all of the address inputs must be shifted from 0
!`	
to a slightly more positive voltage; (i.e., from 0 to t4 V). This is possible
_ because the substrate of the decoder/driver is isolated from the memory array.
It has been observed that oxides thermally grown on p channel MNOS transistors
exhibit a lower gate breakdown voltage than capacitors on the same wafer. This
is attributed to different oxide characteristics for the oxide over the Pt
diffused source and drain regions. N channel transistors; however, do not
[J	 exhibit the same problem. The lower gate breakdown of the p channel transistors
i-"
limits the switching speed that can be achieved with thermally grown oxides.
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3.0	 Conclusions
Experiments have shown that thermally grown oxides with reduced O2
0
partial pressure are capable of producing oxides less than 100 A thick. 	 These
thin thermal oxide nitride structures do not appear to have deep traps at the
insulator interface, and thus have poorer retention than comparable deposited
oxide structures.	 Because of the higher conductivity of the oxide, however,
it is possible to achieve switching and storage with 2Ov, 100 nanosec pulses.
N channel transistors are the preferred type using the thin thermal oxide because
of the anomolous behavior exhibited by the p channel MNOS transistors which is
related to the conductivity of the thermal oxide over the P+ source and drain
diffusions.	 Passivated MNOS devices are optimized with respect to maximum
trans-conductance and stability when the oxide is much less than the nitride
thickness provided the voltages applied do not produce fields greater than
2 x 106 v/cm.	 Other, more conservative options that trade off transconductance
for lower fields are possible.	 These processes are predictable and reproducable;
,.-
fd there ore, the MHOS devices	 be readi ly used in nitride,	 may	 	 passivated arrays
or charge storage memory arrays.
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